N-Channel 40-V (D-S) MOSFET


Key Features:

- Low r_{DS(on)} trench technology
- · Low thermal impedance
- Fast switching speed

Typical Applications:

- Hot Swap Inrush Limit Circuits
- Uninterruptible Power Supplies and Inverters
- Motor Speed Controls

PRODUCT SUMMARY				
Vds (V)	$r_{DS(on)}(m\Omega)$	I⊳(A)		
40	1.5 @ V _{GS} = 10V	500 ^a		
	2.5 @ V _{GS} = 6V	500		



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}C$ UNLESS OTHERWISE NOTED)						
Parameter		Symbol	Limit	Units		
Drain-Source Voltage			40	V		
Gate-Source Voltage		V _{GS}	±20	v		
Continuous Drain Current	T _C =25°C	I _D	500			
Pulsed Drain Current ^a			1250	A		
Continuous Source Current (Diode Conduction)	T _C =25°C	ا _S	500	А		
Power Dissipation	T _C =25°C	PD	500	W		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 175	°C		

THERMAL RESISTANCE RATINGS					
Parameter	Symbol	Maximum	Units		
Maximum Junction-to-Ambient	$R_{ extsf{ heta}JA}$	40	°C/W		
Maximum Junction-to-Case	$R_{ extsf{ heta}JC}$	0.29	C/ VV		

Notes

a. Pulse width limited by maximum junction temperature

Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Static							
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \text{ uA}$	1			V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA	
Zara Cata Valtaga Drain Current		$V_{DS} = 32 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			1 25 uA		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 32 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$					
On-State Drain Current ^a	I _{D(on)}	$V_{DS} = 5 V, V_{GS} = 10 V$	625			А	
Drain Course On Desistence a	r	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 100 \text{ A}$			1.5	mΩ	
Drain-Source On-Resistance ^a	r _{DS(on)}	$V_{GS} = 6 V, I_{D} = 80 A$			2.5	11102	
Forward Transconductance ^a	g _{fs}	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 20 \text{ A}$		63		S	
Diode Forward Voltage ^a	V _{SD}	$I_{S} = 50 \text{ A}, V_{GS} = 0 \text{ V}$		1		V	
		Dynamic ^b					
Total Gate Charge	Qg	$V_{DS} = 20 V, V_{GS} = 6 V,$		213		nC	
Gate-Source Charge	Q_gs	$V_{\rm DS} = 20$ V, $V_{\rm GS} = 0$ V, $I_{\rm D} = 20$ A		97			
Gate-Drain Charge	Q_gd	1 <u>0</u> – 20 A		81			
Turn-On Delay Time	t _{d(on)}	$V_{DS} = 20 V, R_1 = 1 \Omega,$		106			
Rise Time	t _r	$V_{DS} = 20 V, K_L - 1 \Omega,$ $I_D = 20 A,$		130		ns	
Turn-Off Delay Time	t _{d(off)}	$V_{\text{GEN}} = 10 \text{ V}, \text{ R}_{\text{GEN}} = 6 \Omega$		325			
Fall Time	t _f	$v_{\text{GEN}} = 10 v, R_{\text{GEN}} = 0.02$		112			
Input Capacitance	C _{iss}			27557			
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ Mhz}$		2212		pF	
Reverse Transfer Capacitance	C _{rss}			1250			

Notes

- a. Pulse test: PW <= 300us duty cycle <= 2%.
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

4

0.6

0.8

10

6. Capacitance

1

1.2

F = 1MHz


1.4

20

6


8

10



Typical Electrical Characteristics


15




Typical Electrical Characteristics

11. Normalized Thermal Transient Junction to Ambient

Package Information





SYMBOLS	DIMENSIONS IN MILLIMETERS				
STMBULS	MIN	NDM	MAX		
A	4,90	5,00	5,10		
A1	2.32	2.42	2.52		
A2	1,90	2,00	2,10		
b	1.17	1.22	1.27		
b1	1.97	2,02	2,07		
b2	2.00	2.10	2.20		
b3	2,97	3.02	3,07		
b4	<u>3.00</u> 0.59	3.10	3.20		
С	0.59	0.62	0.66		
D	20,90	21.00	21,10		
D1 D2	16.25	16.55	16.85		
D2		<u>5.00 TYP</u>	·		
D3	1.05	1.20	1.35		
e		<u>5,44 BSC</u>			
E	15.70	15.80	15.90		
E1	13.06	13.26	13.46		
E2	2.50 TYP				
L	19.72	19.92	20.12		
L1			4,30		
Q	6.15 BSC				
Q1	5,60	5.80	6.00		
ØΡ	3.55	3.60	3.65		