# N-Channel 200-V (D-S) MOSFET

### **Key Features:**

- Low r<sub>DS(on)</sub> trench technology
- · Low thermal impedance
- · Fast switching speed


<b>Typical</b>	<b>Applications</b>
----------------	---------------------

- · PoE PSE and PD Circuits
- LED Inverter Circuits
- 48V-Input DC/DC Conversion Circuits

PRODUCT SUMMARY				
V <sub>DS</sub> (V)	$r_{DS(on)}(m\Omega)$	I⊳(A)		
200	78 @ V <sub>GS</sub> = 10V	21		
	92 @ V <sub>GS</sub> = 5.5V	19		







ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^{\circ}$ C UNLESS OTHERWISE NOTED)						
Parameter			Limit	Units		
Drain-Source Voltage			200	V		
Gate-Source Voltage			±20	V		
Continuous Drain Current a	T <sub>C</sub> =25°C	$I_D$	21	Α		
Pulsed Drain Current <sup>b</sup>		I <sub>DM</sub>	100	Υ		
Continuous Source Current (Diode Conduction) a	T <sub>C</sub> =25°C	I <sub>S</sub>	21	Α		
Power Dissipation <sup>a</sup>	T <sub>C</sub> =25°C	$P_{D}$	50	W		
Operating Junction and Storage Temperature Range		$T_J, T_{stg}$	-55 to 175	°C		

THERMAL RESISTANCE RATINGS					
Parameter	Symbol	Maximum	Units		
Maximum Junction-to-Ambient <sup>a</sup>	$R_{\theta JA}$	40	°C/W		
Maximum Junction-to-Case	$R_{\theta JC}$	3	C/VV		

1

#### Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature

### **Electrical Characteristics**


Parameter	Symbol	mbol Test Conditions		Тур	Max	Unit	
Static							
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = 250 \text{ uA}$	1			V	
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA	
Zoro Coto Voltogo Drain Current		$V_{DS} = 160 \text{ V}, V_{GS} = 0 \text{ V}$			1	uA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 160 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			25	uA	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α	
Dunin Course On Braintana a	r	$V_{GS} = 10 \text{ V}, I_{D} = 5 \text{ A}$			78	mΩ	
Drain-Source On-Resistance <sup>a</sup>	r <sub>DS(on)</sub>	$V_{GS} = 5.5 \text{ V}, I_D = 4 \text{ A}$			92	11122	
Forward Transconductance a	g <sub>fs</sub>	$V_{DS} = 15 \text{ V}, I_{D} = 5 \text{ A}$		24		S	
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	I <sub>S</sub> = 11 A, V <sub>GS</sub> = 0 V		0.79		V	
		Dynamic <sup>b</sup>					
Total Gate Charge	$Q_g$	$V_{DS} = 100 \text{ V}, V_{GS} = 5.5 \text{ V},$		51		nC	
Gate-Source Charge	$Q_{gs}$	$I_{D} = 5 A$		18			
Gate-Drain Charge	$Q_{gd}$	1D = 3 K		35			
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DS} = 100 \text{ V}, R_{L} = 20 \Omega,$		26			
Rise Time	t <sub>r</sub>	$V_{DS} = 100 \text{ V}, K_L - 20 \Omega,$ $I_D = 5 \text{ A},$		34		20	
Turn-Off Delay Time	$t_{d(off)}$	$V_{GEN} = 10 \text{ V}, R_{GEN} = 6 \Omega$		94		ns	
Fall Time	t <sub>f</sub>	V GEN = 10 V, 1 (GEN = 0.12		28			
Input Capacitance	C <sub>iss</sub>			4462			
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ Mhz}$		221		рF	
Reverse Transfer Capacitance	C <sub>rss</sub>			212			

#### **Notes**


- a. Pulse test: PW <= 300us duty cycle <= 2%.
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.


## **Typical Electrical Characteristics**



#### 1. On-Resistance vs. Drain Current



3. On-Resistance vs. Gate-to-Source Voltage




20
TJ = 25°C


(Y) tuend 10
Uintered 10
0 0 2 4 6 8

VGS - Gate-to-Source Voltage (V)

2. Transfer Characteristics





4. Drain-to-Source Forward Voltage



6. Capacitance


## **Typical Electrical Characteristics**






7. Gate Charge









9. Safe Operating Area


10. Single Pulse Maximum Power Dissipation




11. Normalized Thermal Transient Junction to Ambient

## **Package Information**







010000	DIMENS:	[DNAL F	REQMTS
SYMBOL	MIN	NDM	MAX
E	6.40	6.60	6.731
L	1.40	1.52	1.77
L1		.743 RI	
L2		.508 BS	
L3	0.89		1.27
L4	0.64		1.01
L5			
D	6.00	6.10	6.223
Н	9.40	10.00	10.40
b	0.64	0.76	0,88
b2	0.77	0.84	1.14
b3	5.21	5.34	5.46
е	2.	286 BS	C
Α	2.20	2.30	2,38
A1	0		0.127
	0.45	0.50	0.60
c2	0.45	0.50	0,58
D1	5,30		
E1	4.40		
θ	0°		10°

#### Note:

- 1. All Dimension Are In mm.
- 2. Package Body Sizes Exclude Mold Flash, Protrusion Or Gate Burrs. Mold Flash, Protrusion Or Gate Burrs Shall Not Exceed 0.10 mm Per Side.
- 3. Package Body Sizes Determined At The Outermost Extremes Of The Plastic Body Exclusive Of Mold Flash, Gate Burrs And Interlead Flash, But Including Any Mismatch Between The Top And Bottom Of The Plastic Body.